

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/699,537	10/30/2000	Walter L. Moden	2687.3US (94-305.3)	8772	
75	90 02/18/2003				
James R. Duzan Trask Britt P.O. Box 2550			EXAM	EXAMINER BROCK II, PAUL E	
			BROCK II		
Salt Lake City,	UT 84110		ART UNIT	PAPER NUMBER	
			2815		
			DATE MAIL ED: 02/18/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

<i>i</i>		14m				
	Application No.	Applicant(s)				
	09/699,537	MODEN, WALTER L.				
Office Action Summary	Examiner	Art Unit				
The SEAU INC DATE of this communication com	Paul E Brock II	2815				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status						
1) Responsive to communication(s) filed on 23 L						
,	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) \boxtimes Claim(s) $1.5.8.12.26.30.33$ and 37 is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1,5,8,12,26,30,33 and 37</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner. 10) ☑ The drawing(s) filed on 30 October 2000 is/are: a) ☐ accepted or b) ☑ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents	s have been received.					
2. Certified copies of the priority documents	s have been received in Applicat	ion No				
 Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
 a) ☐ The translation of the foreign language provisional application has been received. 15)☒ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 						
Attachment(s)						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)				

Art Unit: 2815

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the two semiconductor chips mounted to a first substrate further being mounted to a second substrate, and a semiconductor chip mounted to a substrate having a plurality of vias there through must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 3. Claim 1, 5, 8, 12, 26, 30, 33, and 37 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. It is not clear where in the

Art Unit: 2815

originally filed specification there is support for: "without any portion of the first substrate being located below the upper surface of the second substrate;" "second substrate having an upper surface without recesses therein;" "said upper surface [of said master board] having no recesses therein;" "said upper surface [of said second substrate] having no recesses therein for a semiconductor die;" "said upper surface [of said master board] being free of any recess for the location of a semiconductor die therein;" "a second substrate having an upper surface free of recesses for semiconductor die;" "said upper surface [of said master board] free of any recess for the receipt of a semiconductor die therein;" "said upper surface [of said second substrate] without any recess for the receipt of at least one semiconductor die;" and "the upper surface [of the master board] being free of semiconductor die recesses therein;" can be found.

- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 5. Claims 1, 8 11 and 33 36 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

With regard to claim 1, it is not clear if "said substrate" in line 19 is the first or second substrate. For purposes of this office action "said substrate" will be considered --said second substrate--.

With regard to claim 5, it is not clear if "the at least one via" in line 15 is referring to the "plurality of vias". For purposes of this office action "the at least one via" will be considered -- the plurality of vias--.

Art Unit: 2815

With regard to claim 26, it is not clear if "said substrate" in line 15 is the first or second substrate. For purposes of this office action "said substrate" will be considered --said second substrate--.

With regard to claim 30, it is not clear if "the at least one via" in line 16 is referring to the "plurality of vias". For purposes of this office action "the at least one via" will be considered -- the plurality of vias--.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eide (USPAT 5313096) in view of Kohno et al. (USPAT 5293068, Kohno) and Lin et al. (USPAT 5239198, Lin).

With regard to claim 1, Eide discloses in figure 10 providing a semiconductor die (20) having a surface having a plurality of bond pads (36) extending along an axis of the die on the surface. Eide discloses in figure 10 providing a second substrate (24) having a die side surface, a second attachment surface, at least one via (40 or 38) extending through the substrate from the die side surface to the second attachment surface, a plurality of circuits (46), and a plurality of bond pads (56) located on the second attachment surface of the substrate. Eide discloses in

Art Unit: 2815

figures 10, 11 and column 7, lines 19 - 22 applying an adhesive to a portion of the die sides of the first substrate to attach the semiconductor die thereto. Eide discloses in figure 10 attaching the surface having a plurality of bond pads thereon of the semiconductor die to the die side surface of the second substrate so that the semiconductor die is located above the substrate (turn sheet 4 of 6 of Eide upside-down). Eide discloses in figure 10 connecting the plurality of bond pads of the semiconductor die to the plurality of bond pads of the substrate using a plurality of wire bonds (72), the plurality of wire bonds extending through the at least one via extending through the second substrate. Eide discloses in figures 7 and 11 filling at least a portion of the via in the substrate with a sealant. Eide does not teach that the plurality of bond pads extend along a longitudinal axis. Kohno teaches in figures 3 and 4 a plurality of bond pads (1p) extending along a longitudinal axis of a die (1) on a surface of the die. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the longitudinal layout of bond pads of Kohno in the method of Eide in order to simplify a layout of bond pads. Eide and Kohno do not teach connection the second substrate to a first substrate. As best the examiner can ascertain, Lin teaches in figure 4 connecting a second substrate (12) to a first substrate (38) having the second located soley on one side of the first substrate without any portion of the first substrate being located below the upper surface of the second substrate and portions of a plurality of bond wires (22) extending between a second attachment surface of the second substrate and a surface of the first substrate, the connections between the first substrate and the second substrate formed by one of a plurality of solder balls (32). It would have been obvious to use the first substrate and connecting of Lin in the method of Eide and Kohne in order

Art Unit: 2815

to provide external electrical connections to the device as stated by Lin in column 2, lines 44 – 50.

Claim 26 is rejected similar to claim 1.

8. Claims 5, 6, 30 and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eide in view of Lin.

Eide discloses in figures 10 and 11 a method of electrically connecting a semiconductor die (20) to a substrate (24).

With regard to claim 5, Eide discloses in figures 8, 10 and 11 providing a semiconductor die having a plurality of bond pads (36) thereon. Eide discloses in figures 8, 10 and 11 providing a board (24) having a die side surface, a second attachment surface, a plurality of vias (38 and 40) extending through the board from the die side surface to the second attachment surface, a plurality of circuits (46), and a plurality of bond pads (56) located on the second attachment surface of the board. Eide discloses in figures 8, 10 and 11 attaching the semiconductor die (20) to a portion of the die side surface of the board. Eide discloses in figures 8, 10 and 11 connecting the plurality of bond pads of the semiconductor die to the plurality of connection points of the board using a plurality of wire bonds (72), the plurality of wire bonds extending through the plurality of vias extending through the board. Eide does not disclose connecting the board to a master board using a plurality of electrical connectors on the board. Lin teaches in figure 4 providing a master board (38) having a plurality of circuit traces (40) on an upper surface thereof, the upper surface having no recesses therein. Lin teaches in figure 4 providing a plurality of electrical connection points

Application/Control Number: 09/699,537

Art Unit: 2815

located on a second attachment surface of a board (12) to the circuit traces of the master board. Lin teaches in figure 4 connecting the board and master board using the plurality of electrical connectors on the board to the plurality of circuit traces on the master board using a plurality of solder balls, the board being located above the upper surface of the master board. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the master board, connection points, and solder balls of Lin in the method of Eide in order to provide external electrical connections to the device as stated by Lin in column 2, lines 44 – 50.

Claim 30 is rejected similar to claim 5.

9. Claims 8, 12, 33 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kryzaniwsky (USPAT 5099309) in view of Kohno and Lin.

With regard to claim 8, Kryzaniwsky discloses in figures 1a – 11 a method of electrically connecting at least two semiconductor die (5 and 7) to a substrate (40). Kryzaniwsky discloses in figures 1a – 11 providing at least two semiconductor die, each semiconductor die having a surface having a plurality of bond pads extending along an axis of the die on the surface. Kryzaniwsky discloses in figure 9 providing a substrate having a die side surface, a second attachment surface, at least two vias extending through the substrate from the die side surface to the second attachment surface, a plurality of circuits (12), and a plurality of connection points located on the second attachment surface of the board. Kryzaniwsky discloses in figures 1a – 11 and column 3, lines 35 – 37 applying an adhesive to a portion of the die side of the substrate to attach each semiconductor die thereto. Kryzaniwsky discloses in figures 1a – 11 attaching the surface having a plurality of bond pads thereon of a semiconductor die of the at least two

Application/Control Number: 09/699,537

Art Unit: 2815

semiconductor die to the die side surface of the substrate having the plurality of bond pads of the semiconductor die located over one of the at least two vias extending through the substrate. Kryzaniwsky discloses in figures 1a - 11 filling at least a portion of each via in the substrate with a sealant (42). Kryzaniwsky discloses in figures 1a - 11 connecting (20 and 21) the plurality of bond pads of the semiconductor die to the plurality of connection points of the substrate using a plurality of wire bonds, the plurality of wire bonds extending through the one via extending through the substrate of the at least two vias extending through the substrate. Kryzaniwsky does not disclose that the connection points are bond pads. Kohno discloses in figure 4 bond pads on a second attachment surface of a substrate (2). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the bond pads of Kohno as the connection points of Kryzaniwsky in order to have a dedicated surface in which to bond a wire to as is well known in the art. Kohno further teaches the plurality of bond pads extend along a longitudinal axis of the die of the surface of the semiconductor die. It would have further been obvious to one of ordinary skill in the art to arrange the bond pads of Kryzaniwsky in the longitudinal direction of Kohno in order to simplify the layout of the bond pads. It is not clear if Kryzaniwsky and Kohno teach a second substrate. Lin teaches in figure 4 connecting at least two semiconductor die (20 and 27) to a first substrate (12) for connection to circuit traces (40) on the upper surface of a second substrate (38), the upper surface having no recesses therein for a semiconductor die. Lin teaches in figure 4 a second attachment surface having bond pads (16) for the at least two semiconductor die electrical connection with traces on an upper surface of a second substrate using a plurality of solder balls (32), the first substrate for locating above the upper surface of the second substrate. It would have been obvious to one of ordinary skill in the

Art Unit: 2815

art at the time of the present invention to use the second substrate and bond pads of Lin in the method of Kryzaniwsky and Kohno in order to provide external electrical connections to the device as stated by Lin in column 2, lines 44 - 50.

Claim 33 is rejected similar to claim 8.

With regard to claim 12, Kryzaniwsky discloses in figures 1a - 11 a method of electrically connecting a plurality of semiconductor die (5 and 7) to a master board (40). Kryzaniwsky discloses in figures 1a - 11 providing a plurality of semiconductor die, each semiconductor die being a semiconductor die having a plurality of bond pads extending along an axis of the die on the surface and a semiconductor die having a surface having a plurality of bond pads extending in a leads-over configuration on the surface. Kryzaniwsky discloses in figure 9 providing a board having a die side surface, a second attachment surface, a plurality of vias extending through the board from the die side surface to the second attachment surface, a plurality of circuits (12), and a plurality of connection points located on the second attachment surface of the board. Kryzaniwsky discloses in figures 1a - 11 attaching each semiconductor die of the plurality of semiconductor die to a portion of the dies side surface of the board. Kryzaniwsky discloses in figures 1a - 11 connecting (20 and 21) the plurality of bond pads of the semiconductor die to the plurality of connection points of the board using a plurality of wire bonds, the plurality of wire bonds extending through plurality of vias extending through the board. Kryzaniwsky does not disclose that the connection points are bond pads. Kohno discloses in figure 4 bond pads on a second attachment surface of a substrate (2). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the bond pads of Kohno as the connection points of Kryzaniwsky in order to have a dedicated surface in which to bond a wire to as is well

Application/Control Number: 09/699,537

Art Unit: 2815

known in the art. Kohno further teaches the plurality of bond pads extend along a longitudinal axis of the die of the surface of the semiconductor die. It would have further been obvious to one of ordinary skill in the art to arrange the bond pads of Kryzaniwsky in the longitudinal direction of Kohno in order to simplify the layout of the bond pads. It is not clear if Kryzaniwsky and Kohno discloses a master board or providing. Lin in figure 4 providing a master board having a plurality of circuit traces located on an upper surface thereof, the upper surface being free of any recess for the location of a semiconductor device therein; providing a plurality of electrical connectors for connecting a plurality of bond pads located on a second attachment surface of a board to circuit traces of the master board; and connecting the board and master board using the plurality of electrical connectors on the board to the plurality of circuit traces on the master board using a plurality of solder balls, the board being located above the upper surface of the master board. It would have been obvious to one of ordinary skill in the art that electrical connectors and master board of Lin in the method of Kryzaniwsky and Kohno in order to create an external connection means between a plurality of semiconductor devices and packages.

Claim 37 is rejected similarly to claim 12.

Response to Arguments

10. Applicant's arguments with respect to claims 1, 5, 8, 12, 26, 30, 33, and 37 have been considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 09/699,537

Art Unit: 2815

11. Applicant's arguments filed December 23, 2002 have been fully considered but they are not persuasive.

- 12. With regard to the applicant's arguments, it should be noted that the applicant should cite specific portions of the rejection with which to disagree. While the applicant states "the cited prior art clearly teaches away from any combination thereof whatsoever," it is not clear how the cited prior art teaches away from any combination. Any example of a specific teaching away argument will be helpful in dealing with such arguments. Further, statements such as "No motivation for any combination of the cited prior art has been clearly set forth whatsoever," do not refer to how the motivation given in the rejection is lacking. Therefore, how can a reasonable response be constructed. Thus, the arguments are not persuasive and the rejections are proper.
- 13. In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

e 11

Art Unit: 2815

14. In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5

USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the suggestion to combine each of the references can be found in the rejection of the respective claims, above, and in previous office actions. Any allegation stating that there is no motivation to combine, without actually citing the motivation and why it fails, will not further the prosecution of this application.

Conclusion

15. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2815

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul E Brock II whose telephone number is (703)308-6236. The examiner can normally be reached on 8:30 AM-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703)308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7722 for regular communications and (703)308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Paul E Brock II February 11, 2003

> SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800